US-PAT-NO: 6248641

DOCUMENT-IDENTIFIER: US 6248641 B1

TITLE: Method of fabricating shallow trench isolation

----- KWIC -----

Next, a dielectric layer 17 is formed to fill into the shallow <u>trenches</u> 12. The dielectric layer 17 is silicon oxide formed by using plasma-enhanced chemical vapor deposition (PECVD). Then, the dielectric layer 17 is etched back by using the method of <u>chemical mechanical polishing (CMP)</u> as shown in

FIG. 2F. The <u>polysilicon layer 21 serves as an etching stop layer for this etching</u> back process. Finally, the polysilicon layer 21 and the pad oxide layer 13 are removed, and a shallow <u>trench</u> isolation 12 is then obtained as shown in FIG. 2G.